The paper identifies the inefficiencies of the critical processes in concurrent fault simulation and proposes methods to remove such inefficiencies in a systematic manner. Also, proposed are dynamic memory usage reduction strategies for concurrent fault simulators. Through extensive step-by-step experimentation, we verified the effectiveness of the proposed methods for performance improvement and identified best memory management strategy for dynamic memory usage reduction. A simulator, HySim, based on the proposed methods is implemented and shown to outperform the existing fault simulators and achieve dramatic memory usage reduction. The HySim maintains fault lists which are subsets of that of a conventional concurrent fault simulator, which yields shorter fault list processing time and reduced dynamic memory usage. It also employs Release-and-Reconstruct method for fault list construction, where any fault list identified to be useless is released immediately. The experimental results show that Release-and-Reconstruct method is very effective in dynamic memory usage reduction.
INTRODUCTION
Fault simulation algorithms for synchronous sequential circuits which have appeared in the literature can be categorized as follows: 1) serial fault simulation, 2) deductive fault simulation, 3) concurrent fault simulation. Serial fault simulator simulates a good machine and faulty machines one by one. Even though it is a straightforward way of simulation, it is impractical for simulating a large number of faults because it would consume an excessive amount of CPU time [1] . Deductive fault simulator [4] simulates a good circuit explicitly and determines detected faults by deduction. It processes all faults at the same time. Although deductive fault simulation is capable of 2-value and 3-value fault simulation, its use for 3-value simulation is complex and inefficient. Thus, deductive fault simulation method is a poor choice for circuits where some of the inputs may be unspecified. Such is the case for sequential circuits, where the values of some of the storage elements may remain unspecified for a long duration of a test sequence. Concurrent fault simulator [22] simulates a good circuit and all faulty circuits concurrently. How-ever, only gates of a faulty circuit whose status (values on inputs and output of a gate) is different from that of the good circuit are explicitly simulated. Thus, it can perform 2-value as well as 3-value fault simulation equally efficiently. Concurrent fault simulation is often used as a reference fault simulator for performance comparison.
In recent literature some very efficient fault simulators have been reported. Three such simulators are 1) Differential fault simulator, 2) PROOFS,and 3) PARIS. Differential fault simulation [12] is a variation of serial fault simulation technique. Like serial fault simulation, after simulating the good machine, it simulates faulty machines, one by one, for each time frame. When it finishes simulation for each time frame, it stores only the state differences between the previously simulated and the the current simulated machines. This increases the simulation efficiency in terms of storage and processing time. PROOFS [11] is an extension of parallel fault simulation method [21] . In each time frame it simulates a set of faults determined by the word size of the host computer. The techniques used by a Differential fault simulator are also incorporated to further improve the performance. Another efficient fault simulator HOPE [20] , also based on parallel fault simulation, was reported in the literature. PARIS (PARallel Iterative Simulator) [16] is an extension of parallel pattern single fault propagation simulation (PPSFP) method [3] . A number of test patterns are grouped based on the word size of the computer and a good machine is simulated for all these patterns. Following this, each faulty machine, one at a time, is also simulated for the group of patterns. A detected fault can not be dropped until the group of patterns is simulated.
Even though concurrent fault simulator is often used as a reference fault simulator for measuring the performance of a new fault simulator, the perfor- Let us consider the circuit in Figure 1 . Suppose this is a subcircuit embedded in a larger circuit. With a pattern T1 in which xdefg 11000, the fault x/0, which represents line x stuck-at 0, is excited and propagated to the input to the gate p, but it is not observed at p. With a pattern T2, in which signals x and e change, the fault is converged, i.e., the good value is same as the stuck-at value. Notice that even though the logic event dies at m, fault descriptors of x/0 must be deleted from all the gates marked in Figure (b) including gates m and n. If this fault descriptor is not deleted, it may later get propagated to the primary output and the fault may falsely be declared as detected. Thus, all occurrences of fault descriptor must be removed when the fault descriptor at the fault site is converged. If the fault was propagated through multiple fanouts, the concurrent fault simulator must find all occurrences of a converged fault descriptor along the fanout branches. This selective deletion operation requires searching of the converged fault descriptor inside the fault lists associated with many gates in all possible paths from the converged fault site. We now examine another situation which demonstrates that not all fault descriptors must be removed and in certain instances a more careful examination of the situation is required. Consider the situation shown in Figure 2 . In this circuit the fault g/0 is propagated to a gate through more than one path. Sensitized paths are shown by bold lines. If the fault is converged at the fault site, all fault descriptors associated with the fault on the sensitized paths should be removed as in the first example. However, when a sensitized path is broken in the middle due to a controlling value on an input of a gate in a sensitized path, the fault propagated through multiple paths may or may not converge. In the circuit of Figure 2, 
METHODS OF REMOVING INEFFICIENCIES
In the previous section, we identified inefficiencies associated with critical operations in concurrent fault simulation. Below we describe a number of methods which can be used to improve the efficiency of a concurrent fault simulation for synchronous sequential circuits.
Release-and-Reconstruct Method for Fault List Update
Causes of inefficiency related to the removal of faults were identified in section 2.1 and 2.2. An efficient way of handling these problems is required to improve the performance of a concurrent fault simulator. We also indicated in the previous section that the problem of deletion of detected faults was noticed by Gai et. al. [15] as well. They experimented with various methods of fault dropping and proposed an asynchronous fault dropping method. Asynchronous fault dropping method deletes fault descriptors of a detected fault only when the associated fault lists are accessed and can be used for synchronous as well as asynchronous design. Their method marginally but demonstrably improved the performance of the simulator. However it suffers from two drawbacks. First, it requires more memory than necessary and second the performance is dependent on the test order which determines the activation of fault lists.
No efforts seem to have been made to remove the inefficiencies associated with deletion of converged fault descriptors. Our method concentrates on the deletion of converged fault descriptors. It reinitializes the data structure of the concurrent fault simulator before each test vector simulation.
Fault list must be updated according to the fault divergence and fault convergence whenever a new test vector is simulated. Updating can be done in two ways. The first method is to insert a new fault descriptor in the fault list whenever the associated fault diverges; and to delete an existing fault descriptor from the fault list whenever the associated fault converges. This method involves linear search operation in fault lists for the insertion and deletion of fault descriptors. This search operation is a rather inefficient operation. The second method is to delete the complete fault list associated with the gate before processing it and reconstruct the fault list. Reconstruction can be done mainly by append operation which is efficient. Thus, this method avoids expensive linear search operation and substitutes it by a list deletion and append operation. We call the first method a Modification method and the second method a Release-and-Reconstruct method.
Release-andReconstruct method has been found to be more efficient than Modification method [18] . Further, Release-and-Reconstruct method can be implemented with very little overhead with multi-list traversal (MLT) [14] . MLT traverses the fault lists at inputs and output of a gate at the same time, thus, it can avoid unnecessary fault list traversals. All fault simulators developed for experiments and described in this paper use Release-and-Reconstruct method. Figure 4 shows an example which requires more than one list traversal. In Figure 4 (i) the fault list at the input a is processed, and fault descriptor x is propagated to the output of the gate and a new fault descriptor x is formed in the fault list at the output c. In Figure 4 (ii) the fault descriptor at the input b is also to be propagated to the output of the gate, the fault list at the output is During fault simulation, the gates can be evaluated in various ways. Figure 7 (a). For the second test vector, nearly all the population maps are shaded throughout the fault simulation because the fault lists built for the first test vector are retained by this method. This is shown in Figure 7 (b). The small white box in each picture represents a gate for which the associated fault list is deleted and reconstructed after the evaluation of the gate. As the fault simulation continues, the white box moves through all the gates in the first level and then all gates in the second level, and so on until all gates and their associated fault lists are processed. The population maps for the third and the subsequent test vectors change in the pattern similar to that for the second test vector.
Synchronous Method
Synchronous method was used to solve the problem of fault dropping and invalidated fault deletion [18] . In [18] Figure 8 shows the population maps during the fault simulation that employs the Synchronous method for the two consecutive test vectors. As before, the simulation starts with all white area in the population map and proceeds to construct fault lists for each gate as shown in Figure 8 (a). Thus, the population map is all white in the beginning, partially filled with shaded area in the middle and is all shaded in the end. For the second test vector, the simulation starts with a strip of shaded area in the beginning. This shaded area represents the flip-flops in the circuit, for which the associated fault lists are updated. As simulation proceeds, the shaded area grows and fills up the population map just like for the first test vector. This is shown in Figure 8 ( Figure 9 (a). For the second test vector, the fault simulation starts with the fault lists at the gates that feed the flip-flops as shown in the picture marked "beginning" in Figure 9 (b). As Method. Figure 9 (b). As explained earlier, white area on the left of shaded area implies that all gates in that part have been processed whereas the gates in the white area on the right of shaded area remain to be processed. Finally the shaded area moves to the right as shown in the picture marked "end" in Figure 9 (b). 
IMPLEMENTATION OF THE PROPOSED METHODS AND EXPERIMENTAL RESULTS
A series of different experiments were conducted step by step to determine the effectiveness of the methods proposed in the previous sections. First set of experiments was conducted to prove the effectiveness of Release-and-Reconstruct method used to solve the fault deletion problem mentioned in section 2. The other proposed methods were verified in the successive experiments. All fault simulators for these experiments were written in the C language and were run on SPARCstation 2 under Unix environment.
Verification of Release-and-Reconstruct Method
We implemented three concurrent fault simulators which solve the fault deletion problem in three different ways to compare their relative performances. For comparing the performance of the simulators the ISCAS combinational benchmark circuits [6] and a subset of ISCAS sequential benchmark circuits [7] were used. The characteristics of the circuits are summarized in Table II [15] . It is evident that the Asynchronous Fault Deletion method implemented in FSim_2 improves the performance of a concurrent fault simulator (between 1% to 31% ), but such an improvement is only marginal compared to the im- c432  36  7  c499  41  32  c880  60  26  c1355  41  32  c1908  33  25  c2670  233  140  c3540  50  22  c5315  178  123  c6288  32  32  c7752  207  108   160  s298  3  202  s349  9  383  s526  3  546  s713  35  880  s832  18  1269  s1238  14  1669  s5378  35  2307  s35932  35 [7] were used. The characteristics of the circuits are summarized in Table II . incorporates all the proposed methods achieved substantial improvement in both performance and dynamic memory usage. Indeed, our experimental resuits show that HySim_3 is very efficient and outperforms all the known and available fault simulators.
